

UNIT- 3

CONTROL UNIT

Instruction format :-

What is Instruction?

Program: A sequence of instructions

```
main()
```

```
{
```

```
...
```

```
c = a + b
```

```
}
```

} It contains list of instructions.

Instruction:- An instruction is a command given to the computer to perform a specific operation.

⇒ An instruction is a group of bits (binary code) that instructs the computer to perform a specific operation.

⇒ The purpose of an instruction is to specify both operation to be performed by CPU and the set of operands (or data).

⇒ operations included add, sub, DIV, mul, shift etc. operations are performed on data (operands).


M.S

⇒ operands: included the input data and the results that are produced.

What is Instruction format ?

⇒ An instruction format is a binary format which specifies a computer instruction.

⇒ The bits of the instructions are divided into groups called field.



(Instruction format (with mode field))

The most common field in instruction format are.

- ① opcode (operation code) field specifies the operation to be performed such as add, subtract, multiply, shift, complement etc.
- ② Address: An Address field specifies a memory address or processor register where operand is stored.
- ③ mode: A mode field specifies the way to operand or the effective address of the operand is determined (or located).

M.S

CPU organization and Types of instructions

⇒ Computers may have instructions of several different length containing varying number of addresses (address field may be 3, 2, 1, or 0).

The number of address field in the instruction format of a computer depends on the internal organization of its registers.

⇒ Most computers fall into one of three types of CPU organization.

- ① Single Accumulator organization.
- ② General Register organization.
- ③ Stack organization.

Types of Instructions format / Types of address instructions

- ① Three - address instruction format.
- ② Two - address instruction format
- ③ one - address instruction format
- ④ zero - address instruction format.

M.S

Three and two instruction format — general register organization

one-address - instruction format — single

Accumulator organization.

zero-address - instruction format — Stack Based organization

Classification of Instructions Based on CPU organization:-

① Single Accumulator organization:-

⇒ All operations are performed on an implied accumulator (AC) register.

⇒ with one operand implicitly in the accumulator register minimizes the internal complexity of a machine and allow for short instructions.

⇒ The instruction format uses only one address field (i.e. one address instruction format).

② General Register organization:-

⇒ It uses of general purpose registers ($R_0, R_1, R_2, \dots$) one of the most widely accepted models for machine architecture today.

M.S

⇒ Specifies all operands explicitly.

⇒ The instruction format needs 2 or 3 address fields according to the operation (i.e. two or 3-address format)

ex ADD R_1, R_2, R_3 // $R_1 \leftarrow R_1 + R_2$

this can be reduced from three or two address if the destination register is the same as one of the source registers.

ADD R_1, R_2 // $R_1 \leftarrow R_1 + R_2$

MOV R_1, R_2 // $R_1 \leftarrow R_2$

ADD R_1, X // $R_1 \leftarrow R_1 + M[X]$

Each address field may specify a processor register or a memory operand.

Stack organization :-

⇒ The operands are put into the stack and the operations are carried out on the top of the stack (TOS). The operands are implicitly specified on (TOS)

⇒ It does not use an address field for the instructions like ADD, MUL, SUB, DIV etc. (i.e. zero-address instruction format)

⇒ It does not use an address field for

⇒ PUSH and POP instructions are used to communicate with Stack which require an address field.

Note!- No Address field is required.

<u>Ex</u>	PUSH	A
	PUSH	B
	ADD	
	POP	C

Here ADD consists of only opcode and no address field. It has the effect of popping the top two numbers from the stack thus all the operands are implied to be in the stack.

Types of instruction format / Types of Address instructions:-

- ① Three - Address - Instruction format
- ② two - address - Instruction format
- ③ zero - address - Instruction format

M.S

Three - address instructions:-

opcode	Destination Address	Source Address 1	Source Address-2
--------	---------------------	------------------	------------------

- ⇒ Three - Address instruction format has three address field.
- ⇒ one Address field is used for destination and two address fields for source.
- ⇒ Each Address field may specify a Processor register or a memory operand.
- ⇒ It is also called general register organization.

Ex ADD R_1, R_2, R_3 // $R_1 \leftarrow R_2 + R_3$
 ADD R_1, A, B // $R_1 \leftarrow M[A] + M[B]$

Assembly languages
notation (ALN)

Register transfer
notation (RTN).

Two - address instructions:-

opcode	Destination Address	Source Address
--------	---------------------	----------------

- ⇒ two address instructions are most common in commercial computers.

M.S

⇒ It has two address field.

⇒ Each address field may specify a processor register or a memory operand.

Ex ADD $\begin{matrix} \downarrow \text{D} \\ R_1 \end{matrix}$, $\begin{matrix} \uparrow \text{S} \\ R_2 \end{matrix}$ // $R_1 \leftarrow R_1 + R_2$
 MOV R₁ R₂ // R

One Address Instructions:-

opcode	Operand Address S/D
--------	---------------------

⇒ It has only one address field the operand specified in the instruction may be source or destination. depending on instruction.

⇒ one address instructions use a implied Accumulator (AC) register for all data manipulation.

⇒ implied means that the CPU already know that one operand is in accumulator so there is no need to specify it.

⇒ All operations done between accumulator register and memory operand.

⑨

⇒ It is also called single accumulator organization.

Ex ADD X // $AC \leftarrow AC + M[X]$

Ex Evaluate $C = A + B$ (using one-Address - format)

Ex LOAD A // $AC \leftarrow M[A]$

 ADD B // $AC \leftarrow AC + M[B]$

 STORE C // $M[C] \leftarrow AC$

LOAD and STORE Instruction:- Used for transfers to and from memory to AC register.

LOAD Instruction:- operand (like A) specifies the source operand and the destination location is AC register.

Ex LOAD A // $AC \leftarrow M[A]$

STORE Instruction:- operand like (C) specifies the destination location and the source is AC register.

e.g STORE C // $M[C] \leftarrow AC$

M.S

Zero Instruction - format:-

opcode

⇒ In zero Address instructions Stack is used. Also called stack based organization.

⇒ A stack based computer does not use an address field in the instructions. (like ADD, MUL).


⇒ PUSH and POP instructions, How ever need an Address field to specify the operand that communicate with stack.

⇒ To evaluate a arithmetic expression first it is converted to Reverse Polish notation i.e postfix notation.

⇒ The name "zero-address" is given to this type of computer of the absence of a address field an instruction.

Ex $C = A + B$

PUSH	A	// TOS $\leftarrow$ A
PUSH	B	// TOS $\leftarrow$ B
ADD		// TOS $\leftarrow$ (A+B)
POP	C	// M[C] $\leftarrow$ TOS



NOTE :-

① Always use minimum number of instruction
(So that the Program length can be minimized)

② Always use minimum number of Register
(Registers can be reused)

Ex $X = x + y * z - t / u$

So convert the expression into Post fix

$$x + y * z - t / u$$

$$\Rightarrow x + \underbrace{y * z}_T - t / u$$

$$\Rightarrow x + T - \underbrace{t / u}_Y$$

$$\Rightarrow x + T - Y$$

$$\Rightarrow \underbrace{x + T}_Z - Y$$

$$\Rightarrow Z - Y$$

$$\Rightarrow ZY -$$

but the value Z and Y and T

M.S

$xT + y -$

$xyz * + tu / -$ post-fix

$X = xyz * + tu / -$

zero Address instruction

PUSH x

PUSH y

PUSH z

MUL

ADD

PUSH t

PUSH u

DIV

SUB

POP x

top of Stack(TOS)

TOS = x

TOS = y

TOS = z

TOS = $(y * z)$

TOS = $x + \underbrace{(y * z)}_M$

TOS = M

TOS = t

TOS = u

TOS = t/u

NOTE!

(1) Infix (2) Prefix (3) Postfix
 $A + B$ $+ AB$ $AB +$

(1) Precedence
 $* / ()$

(2) Associativity
 $A + B - C$
 $\longrightarrow$

M.S

Q2 $X = (A+B) * (C+D)$ using zero address instruction format.

Sol convert the expression into postfix

$$\boxed{X = AB + CD + *}$$
 postfix

zero address instruction format

PUSH A

PUSH B

ADD

PUSH C

PUSH D

ADD

MUL

POP X

TOS $\leftarrow$ A

TOS $\leftarrow$ B

TOS $\leftarrow$ (A+B)

TOS $\leftarrow$ C

TOS $\leftarrow$ D

TOS $\leftarrow$ (C+D)

TOS $\leftarrow$ $\underbrace{(C+D) * (A+B)}_M$

// M[X] $\leftarrow$ TOS

Q3 $X = P + Q/R - S * T$ (using - zero instruction format)

Sol convert the expression into postfix
 $X = P + Q R / - S T *$

$$\boxed{X = P \oslash R / + S T \star -} \quad \text{post-fix}$$

zero instruction format

PUSH	P	// $TOS \leftarrow P$
PUSH	Q	// $TOS \leftarrow Q$
PUSH	R	// $TOS \leftarrow R$
DIV		// $TOS \leftarrow Q/R$
ADD		// $TOS \leftarrow P + Q/R$
PUSH	S	// $TOS \leftarrow S$
PUSH	T	// $TOS \leftarrow T$
MUL		// $TOS \leftarrow S \star T$
SUB		// $TOS \leftarrow P + Q/R - S \star T$
POP	X	// $M[X] \leftarrow TOS$

Ex one-Address instruction format:

$$R = ((x + (y \star z)) - (t / u))$$

M.S

19

$$11AC \leftarrow y$$
$$\begin{array}{c} //AC \leftarrow AC * Z \\ \quad \quad \quad \nearrow y * Z \end{array}$$
$$AC \leftarrow y * z + x$$
$$\parallel R_1 \leftarrow x + (y \star z)$$
$$\parallel AC \leftarrow d$$
$$\parallel AC \leftarrow \sigma / \eta$$
$$\therefore R_2 \leftarrow x/4$$
$$AC \leftarrow x + (y * z)$$
$$AC \leftarrow x + (y * z) - t / u$$
$$M[R] \leftarrow AC$$

M-S

Ex 2 Evaluate $C = A + B$ (using one Address instruction format)

by

$$C = A + B$$

LOAD A // $AC \leftarrow M[A]$

ADD B // $AC \leftarrow AC + M[B]$

STORE C // $M[C] \leftarrow AC$

Ex 3

$$X = \frac{A + B * C}{D - E * F + G * H}$$

using one-Address instruction format.

by

$$X = \frac{A + B * C}{D - E * F + G * H}$$

LOAD E $AC \leftarrow M[E]$

MUL F $AC \leftarrow AC * M[F]$
 $(AC \leftarrow E * F)$

STORE T $M[T] \leftarrow E * F$ (Temporary

LOAD D $AC \leftarrow M[D]$ Store value
 in Register)

M.S

Note! - Always use minimum number of instructions and minimum number of distinct registers.

example - two - instructions format

Q1
$$x = \frac{(A + B * C)}{(D - E * F + G * H)}$$

(using two - instruction format),

sol
$$x = \frac{(A + B * C)}{\underbrace{\underbrace{CD}_{R_2} - \underbrace{E * F}_{R_3} + \underbrace{(G * H)_{R_3}}}_{R_2}} \rightarrow R_1$$

MOV	$R_1,$	B	$R_1 \leftarrow M[B]$
MUL	$R_1,$	C	$R_1 \leftarrow R_1 * M[C]$
ADD	$R_1,$	A	$R_1 \leftarrow R_1 + M[A]$
MOV	R_2	D	$R_2 \leftarrow M[D]$
MOV	R_3	E	$R_3 \leftarrow M[E]$
MUL	$R_3,$	F	$R_3 \leftarrow R_3 * M[F]$
SUB	$R_2,$	R_3	$R_2 \leftarrow R_2 - R_3$
MOV	$R_3,$	G	$R_3 \leftarrow M[G]$

M.S

$$R \rightarrow ((X + (Y * Z)) - (D / H))$$

SUB T $AC \leftarrow D - E * F$

STORE T $MCT] \leftarrow AC$

LOAD G $AC \leftarrow M[G]$

MUL H $AC \leftarrow AC * M[H]$
 $(AC \leftarrow G * H)$

ADD T $AC \leftarrow AC + MCT]$

STORE T $MCT] \leftarrow D - E * F + G * H$

LOAD B $AC \leftarrow MCB]$

MUL C $AC \leftarrow AC * M[C]$

ADD A $AC \leftarrow AC + M[A]$

DIV T $AC \leftarrow AC / MCT]$

STORE X $M[X] \leftarrow AC$

Ex-3 $X = (A + B) * (T + Q)$

Ex-4 $X = \frac{A - B + C * (D * E - F)}{G + H * I}$ two

Do yourself

addresses instruction format

M.S

Ex-2

$$X = \frac{A + B * C}{D - E * F + G * H}$$

By using three address instruction format.

Sol

$$X = \frac{A + B * C}{D - E * F + G * H}$$

MUL	R ₁ , B, C,	$R_1 \leftarrow M[B] * M[C]$
ADD	R ₁ , R ₁ , A	$R_1 \leftarrow R_1 + M[A]$
MUL	R ₂ , E, F	$R_2 \leftarrow M[E] * M[F]$
SUB	R ₂ , D, R ₂	$R_2 \leftarrow M[D] - R_2$
MUL	R ₃ , G, H	$R_3 \leftarrow M[G] * M[H]$
ADD	R ₂ , R ₂ , R ₃ .	$R_2 \leftarrow R_2 + R_3$
DIV	X R ₁ , R ₂	$M[X] \leftarrow \frac{R_1}{R_2}$

Ex-3 two - Address instruction format.

$$X = \frac{A + B * C}{D - E * F + G * H}$$

by using two - address instruction format

M.S

$$X = \frac{A + B * C}{D - E * F + G * H}$$

MOV	R ₁ , B	R ₁ ← M[B]
MUL	R ₁ , C	R ₁ ← R ₁ * M[C]
ADD	R ₁ , A	R ₁ ← R ₁ + M[A]
MOV	R ₂ , D	R ₂ ← M[D]
MOV	R ₃ , E	R ₃ ← M[E]
MUL	R ₃ , F	R ₃ ← R ₃ * M[F]
SUB	R ₂ , R ₃	R ₂ ← R ₂ - R ₃
MOV	R ₃ , G	R ₃ ← M[G]
MUL	R ₃ , H	R ₃ ← R ₃ * M[H]
ADD	R ₂ , R ₃	R ₂ ← R ₂ + R ₃
DIV	R ₁ , R ₂	R ₁ ← R ₁ / R ₂
MOV	X, R ₁	M[X] ← R ₁

M.S

MUL		
ADD	R_1, A	$R_1 \leftarrow R_1 + m[A]$
MOV	R_2, D	$R_2 \leftarrow m[D]$
DIV	R_2, E	$R_2 \leftarrow D/E$
SUB	R_1, R_2	$R_1 \leftarrow R_1 - R_2$
MOV	X, R_1	$m[X] \leftarrow R_1$

Ex-4
$$x = \frac{A - B + (C * (D * E - F))}{G + H * I}$$

write code two-address instruction
format. ~~three~~
Do your self

Three - Address instruction format examples

Ex-1 $A + B * C - D/E$

MUL	R_1	B, C	$R_1 \leftarrow B * C$
ADD	R_1	R_1, A	$R_1 \leftarrow R_1 + A$
DIV	R_2	D, E	$R_2 \leftarrow D/E$
SUB	X	$R_1, R_2,$	$X \leftarrow R_1 - R_2$ (Register)

M.S

MUL	R ₃ , H	$R_3 \leftarrow R_3 * MCH$
ADD	R ₂ , R ₃	$R_2 \leftarrow R_2 + R_3$
DIV	R ₁ , R ₂	$R_1 \leftarrow R_1 / R_2$
MOV	X, R ₁	$M[X] \leftarrow R_1$

Ex2 $X = (A+B) * (C+D)$ using two instruction format.

Sol $X = (A+B) * (C+D)$

MOV	R ₁ , A	$R_1 \leftarrow M[A]$
ADD	R ₁ , B	$R_1 \leftarrow R_1 + M[B]$
MOV	R ₂ , C	$R_2 \leftarrow M[C]$
ADD	R ₂ , D	$R_2 \leftarrow R_2 + M[D]$
MUL	R ₁ , R ₂	$R_1 \leftarrow R_1 * R_2$
MOV	X, R ₁	$M[X] \leftarrow R_1$

Ex-3 $A + B * C - D/E$ (by using two instruction format?)

Sol $X = A + B * C - D/E$

MOV	R ₁ , B	$R_1 \leftarrow B$
MUL	R ₁ , C	$R_1 \leftarrow R_1 * M[C]$


M.S

Computer Instruction:-


- ⇒ memory reference
- ⇒ Register reference
- ⇒ I/O instruction

All three are 16-bits

memory reference:-




Register reference:-



Register Reference } opcode = 111
 Add mode = 0

I/O instruction:-



Add. mode = 1

opcode = 111

→ I/O instruction

Types of Instructions:-

⇒ Data transfer Instructions

⇒ Data manipulation Instructions

⇒ Program Control Instructions

Data Transfer Instructions:-

Transfer data from one location to another without changing the binary information content.

Data manipulation Instructions:-

Perform Arithmetic Logic, Shift operation.

Program Control Instruction:-

It provides decision making capabilities & change the path taken by the Program when executed in the computer.

Data Transfer Instructions:-

Name	Mnemonic
Load	LD/LOAD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP

(2) Data Manipulation Instructions :-

- ⇒ Arithmetic Instructions
- ⇒ Logical & bit manipulation
- ⇒ Shift instructions

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV

Logical & Bit manipulation :-

Name	mnemonic
clear	CLR
complement	COM
AND	AND
OR	OR
Exclusive OR	XOR

Shift Instruction:

Name	mnemonic
Logical Shift right	SHR
Logical Shift Left	SHL
Arithmetic Shift right	SHRA
Arithmetic Shift Left	SHLA
Rotate Left	ROL
Rotate right	ROR

(3) Program Control Instruction:-

Name	mnemonic
Branch	BR
Jump	JMP
Skip	SKP
Call	CALL
Return	RET

MICRO OPERATIONS! - The operation executed on data stored in register is called micro-operations.
ex Shift, load, clear, count.

Types of micro operations! -

- (1) Register transfer micro operation - transfer binary informations.
- (2) Arithmetic micro operation! - Perform arithmetic operation on numeric data stored in registers.
- (3) Logical micro operation! - Perform ~~arithmetic operation on numeric data stored in registers.~~
Perform bit manipulation operations on data stored in registers.
- (4) Shift micro operation! - Perform shift operations on data stored in registers.


INSTRUCTION CYCLES:-

Basic function of a computer is execution of Program.

* A Program is a set of instructions to process an instructions:

- ① The Processor reads (fetches) an instruction from memory.
- ② The Processor executes the instruction.
- ③ Execution may involve several operations.

Basic Instruction cycle:



⇒ Execution cycle for a particular operation is dependent on the type of operation.

⇒ Reference to memory can be one/many.

⇒ Instead of reference of instruction can specify an I/O operation.

M.S


Interrupts and the instruction cycle:-

virtually, I/O devices may interrupt the normal processing of program.


on this account, execution is suspended control gets transferred.

to serve this purpose, an interrupt cycle is added to instruction cycle.

Instruction cycle with interrupt:-



Instruction cycle :-



AR $\rightarrow$ Address Register

PC $\rightarrow$ Program Counter

IR $\rightarrow$ Instruction Register


D₇ $\rightarrow$ Decoder output

I $\rightarrow$ Instruction format


SC $\rightarrow$ Sequence connector

T₀, T₁, T₂, T₃ $\rightarrow$ Clock cycle


Decoding Instruction format



opcode $\rightarrow$ 000 $\rightarrow$ D₆



RISC (Reduced instruction set computer):



(RISC ARCHITECTURE)

Characteristics of RISC Processor:

⇒ Ability to execute one instruction per clock cycle.

⇒ efficient pipelining.

⇒ RISC Processor consists mostly register-to-register operations.

⇒ It consists of relatively few instructions (< 50)

M.S

⇒ It consists of relatively few Addressing modes.

⇒ It consists of fixed length instructions format and easily decoded instruction format.

⇒ RISC processor contains Hardwired control unit rather than microprogrammed control unit.

⇒ very few Instruction refer memory.

⇒ memory access limited to load and store Instructions.

⇒ Complexity is there in the compiler.

⇒ It consists of multiple register set.


⇒ All operations done with in the registers of the CPU. Hence A relatively large number in the Processor.

⇒ Use of overlapped register windows to speed-up procedure call and return.

⇒ Compiler support for efficient translation of High-level language Programs to machine-level language Programs.

⇒ An Average CPI is less than 1.5 RISC processor.

CISC (Complex Instruction Set Compute):



(CISC architecture)

Characteristics of CISC architecture:

- ⇒ variable length instruction format used by CISC architecture.
- ⇒ Large number of Instructions. typically from 100 to 250 instructions.
- ⇒ A large variety of Addressing modes typically from 5 to 20 different Addressing modes.

M.S

⇒ Large number of Instructions, typically from 100 to 250 instructions.

⇒ A large variety of Addressing modes typically from 5 to 20 different Addressing modes.

⇒ Complex instructions take multiple cycles to execute. An average CPI is between 2 and 15.

⇒ most of the instructions may refer memory to manipulate operands in memory.

⇒ Complexity in the microProgram.

⇒ Execution time is more.

⇒ instructions are larger than one word size.

⇒ It supports more data types.

⇒ single register set.

⇒ Instructions decoding Logic is complex.

⇒ CISC Architecture contains a microProgrammed control unit not a hardwired control unit.

Microprogrammed control unit:-

A control unit whose Binary control values are saved as words in memory is called a micro Programmed control unit.

Advantages:-

- ① micro-Program can be easily.
- ② flexible.
- ③ Better in terms of scalability than Hardwired.

Disadvantages:-

- ① Hardware cost is more because of control memory and its access circuitry
- ② slower than hardwired.

Advantage and Disadvantage in Hardwired:-

Advantage:-

- ① faster Processing.
- ② simple to implement or configure.

Disadvantage:-

- ① It is not applicable to change the structure and Instruction set once it is developed.

- ② The design of the computer is complex.
- ③ The architecture and instructions set are not specified.
- ④ It is quick.
- ⑤ It has a Processor to create signals to be executed in the right sequence.
- ⑥ It operates through the need for flip-flops, chips, and sequential circuits.

Micro Programmed:-

- ① It is applicable to make modification by changing the microprogram saved in the control memory.
- ② The design of the computer is simplified.
- ③ The architecture and instruction set is specified.
- ④ It is moderate comparatively.
- ⑤ It facilitates the micro sequences from which instruction bits are decoded and executed.
- ⑥ It controls the sub-devices including ALU, register, buses, instruction registers.

M.S


HARDWIRED CONTROL UNIT:-

A control unit can be implemented basically by two techniques.

- ① Hardwired Implementation
- ② micro-Programmed implementation.

⇒ Hardwired control unit is implemented as a sequential logic circuit or a finite state machine. that generates a specific sequence of control signals.

Structure:-



It uses fixed logic. Interprets and then generates corresponding control signal factors for design.

- ⇒ Amount of hardware.
- ⇒ Speed of operation
- ⇒ Cost.

M.S

There are four techniques for design of Hardwired control unit.

- (1) State-table method.
- (2) minimizes Hardware.
- (3) constructs a state transition table.
- (4) every generation of states has a set of control signals.

(2) Delay-element method:-

control signals follow a proper sequence.

A specific time delay between two groups of control signals.

to ensure synchronisation, D-flip flops are controlled by a common clock signal.

(3) Sequence - Counter method:-

It uses counter for timing purposes.

(4) PLA method:- It uses Programmable logic array.

M.S


PIPELINE;

Pipelining is the process of arrangement of Hardware elements of CPU such that its overall Performance is increased.

Simultaneously execution of more than one Instruction takes place in pipelined Processor.

In pipelining multiple Instructions are overlapped in execution.


Sequential execution:-



NON Pipelining Representation:-

Phase = 3 Instructions = 4

M.S



$$\text{total clock cycle} = n \times \Delta t$$

$$= 3 \times 4$$

$$= 12$$


$$= P \times n \text{ or } k \times n.$$

where $\Rightarrow k$ is number of Phase

$\Rightarrow n$ is number of Instruction.

Pipelining clock cycle:-

1	2	3	4	5	6




SpaceTime
Diagram
or
PhaseTime
Diagram

$$\begin{aligned}
 \text{total clock cycle} &= k+n-1 \\
 &= 3+4-1 \\
 &= 6\text{sec}
 \end{aligned}$$

IF
ID
EX
MEM
WB

Factors in pipeline Architecture:-

- ① speed up Ratio — S_k
- ② frequency — f
- ③ Throughput — H_k
- ④ efficiency — E_k



It is a Buffer/Registers that holds instructions temporary.

$t_n \Rightarrow$ time for complete execution of instruction (NP) non pipeline.

$t_p \Rightarrow$ time taken in Phase.

$t_d \Rightarrow$ delay time (time taken in buffer or Registers).

$$T = t_p + t_d$$

time taken by one Phase = T (say)

① Speed up Ratio $S_k \Rightarrow$

M.S

$$S_k = \frac{\text{time taken in } Np}{\text{time taken in } P}$$

$$= \frac{n \times d_n}{(k+n-1) \times T}$$

$$n \geq k$$

↳ muchgrater

$$n = 1000$$

$$k = 3$$

$$\Rightarrow 1000 - 1 + 3$$

$$\Rightarrow 1002$$

$$\rightarrow k + (n-1) \cong n$$

$$= \frac{\cancel{n} \times d_n}{\cancel{n} \times T}$$

$$S_k = \frac{d_n}{T}$$

$$\textcircled{2} \text{ Frequency} = \frac{1}{T}$$

$$f = \frac{1}{T}$$

$$\textcircled{3} \text{ Throughput } (H_k) \Rightarrow$$

Number of task completed Per unit time.

$$H_k = \frac{n}{(k + (n-1)) \times T}$$

M.S

$$= \frac{n}{(k+n-1)} \times \frac{1}{T}$$

$$H_k = \frac{n}{k+n-1} \times f$$

$$H_k = \frac{n \times f}{k+n-1}$$

④ efficiency $E_k \Rightarrow$

$$E_k = \frac{S_k}{K}$$

$$E_k = \frac{n \times t_n}{(k+n-1) \times T}$$

$$E_k = \frac{n \times K}{k+n-1}$$

$T =$

$$= \frac{n \times t_n}{K}$$

$$S(K) = \frac{t_n}{T}$$


$$= \frac{T_n}{T} = K$$

Pipeline Performance:-

n : Number of tasks to be performed
conventional machine (Non-pipelined).

t_n : clock cycle

M.S



4 number of tasks

4 clocks cycle pipeline is full when one task completed.

task = 4 stage = 4

Linear Pipeline Processor:-

Linear Pipeline Processor is a cascade of processing stage which are linearly connected to perform a fixed function over a stream of data flowing from one end to another.

⇒ A Linear Pipeline Processor is constructed with a K Processing Stages.

M.S

T_1 : Time required to complete n tasks.

$$T_1 = n \times t_n$$

pipelined machine (k stages)

Δp : clock cycle (time to complete each sub operation)

T_k : Time required to complete n tasks.

$$T_k = (k + n - 1) \times \Delta p$$

Speed up

S_k : speed up

$$S_k = \frac{n \times t_n}{(k + n - 1) \Delta p}$$

$$\lim_{n \rightarrow \infty} S_k = \frac{t_n}{\Delta p} = k \text{ if } t_n = k \times \Delta p$$

M.S

⇒ external input is supplied to the pipeline from stage S_i

⇒ The processed result is passed from stage S_{i+1} for all $i = 1, 2, 3, \dots, k-1$

⇒ The final result is produced from the last pipeline stage S_k .



$$1 \text{ Hz} = 1 \text{ cycle/seconds}$$

$$1 \text{ Sec} = 1 \times 10^6 \mu\text{sec}$$

$$S_k = \frac{T_1}{T_2}$$

$S_k = \frac{n \times d_n}{(k+n-1) \times p}$	(NP)
	(P)

if n values increased,

maximum speed is $= k$

maximum speed up ratio $S_k = k$

M.S

Ex-1 Determine the number of clock cycles that it takes to process 200 tasks in a 6 segment (Phase) pipeline.

Sol $K = 6$ $n = 200$

$$\begin{aligned}\text{Number of clock cycle} &= K + n - 1 \\ &= 6 + 200 - 1 \\ &= 205 \text{ clock cycle}\end{aligned}$$

AP

Ex-2 A non-pipeline system takes 50 ns to process a task. The same task can be processed in a 6-segment pipeline with a clock cycle of 10 ns. Determine the speed-up ratio of the pipeline for 100 tasks. What is the maximum speed-up that can be achieved?

Sol In Non-pipeline

$$t_n = 50 \text{ ns}$$

In pipelining

$$t_p = 10 \text{ ns} \quad K = 6$$

$$n = 100$$

$$\text{Speed-up Ratio } (S_k) = \frac{n \cdot t_n}{(k+n-1) \cdot t_p}$$

$$= \frac{100 \times 50}{(6+100-1) \times 10}$$

$$= \frac{100 \times 50}{105 \times 10}$$

$$= \frac{100}{27}$$

$$S_k = 4.76$$

then maximum speed up (S) can be achieved when no of task increases is

$$S = k \quad \text{as } n = \infty$$

So the maximum speed-up will be 6 i.e

$$S = 6$$

$$M.S$$

Ex-3 Consider the execution of Program 15000 instructions by a linear (one line in execute) Pipeline Processor with a clock rate of 25 MHz (megahertz). Assume that the instruction pipeline has 5-stages and that 1 (one) instruction is issued per clock cycle. The penalties due to branch instructions and out-of-sequence execution are ignored.

(a) Calculate the speed-up factor in using this pipeline.

(b) Calculate the efficiency and throughput.

Sol given

Number of Instruction
 $n = 15000$

frequency of the clock

$$f = 25 \text{ MHz}$$

Number of Pipeline Storage
 $K = 5$

M.S

Instruction is issued per clock cycle

$$1 \text{ Hz} = 1 \text{ Per Sec}$$

$$f = \frac{1}{T} \text{ (Clock Period)}$$

① Speed-up S_k

$$S_k = \frac{T_1(NP)}{T_2(P)}$$

$$S_k = \frac{n k \tau}{(k+n-1)\tau}$$

$$S_k = \frac{n k}{k+n-1}$$

$$S_k = \frac{15000 \times 5}{5 + 15000 - 1}$$

$$S_k = \frac{75000}{15004}$$

$$S_k = 4.999$$

② efficiency E_k

$$E_k = \frac{S_k}{k} = \frac{n}{k+n-1}$$

M.S

$$E_k = \frac{4.999}{5}$$

$$E_k = 0.999$$

③ Throughput H_k

$$H_k = \frac{n f}{k+n-1}$$

$$H_k = \frac{n}{(k+n-1)\tau}$$

$$= \frac{n f}{k+n-1}$$

$$H_k = \frac{E_k}{\tau}$$

$$= \frac{n}{(k+n-1)\tau} = \frac{n f}{k+n-1}$$

$$= \frac{15000 \times 25}{5 + (15000-1)}$$

$$= \frac{15000 \times 25}{15004}$$

$$= \frac{375000}{15004}$$

$$H_k = 24.99 \text{ MIPS}$$

↓
(million instruction per/sec) M·S

Ex-4 Consider a non-pipelined Processor (P_1) with a clock rate of 25 MHz and average cycles per instruction (CPI) of 4. The same Processor (P_2) with 5 Stages but due to the internal pipeline delay, the clock speed is reduced to 20 MHz. Assume there are no stalls in the pipeline.

(a) if a Program of 100 instructions is to be executed on both Processor what is speed-up of P_2 compared to that P_1 ?

(b) find (MIPS) (throughput find out) rate of P_1 as well P_2 during execution of the Program.

Sol given

$$1 \text{ meg Hz} = 10^6 \text{ Hz}$$

clock
Per
Instruction $\swarrow$ CPI = 4

$$f_1 = 25 \text{ MHz} \\ = 25 \times 10^6 \text{ Hz}$$

$$n = 100$$

$$K = 5$$

total time for non-pipeline Processor

M.S

$$T_1 = \frac{n \times CPI}{f_1}$$

$$= \frac{100 \times 4}{25 \times 10^6 \text{ Hz}}$$

$$= \frac{400}{25 \times 10^6 \text{ cycle/sec}}$$

$$= \frac{400 \text{ sec}}{25 \times 10^6 \text{ cycle}}$$

$$= \frac{400 \times 10^6 \mu\text{sec}}{25 \times 10^6 \text{ cycle}}$$

$$= 16 \mu\text{sec}$$

$$\frac{\text{No of instruction}}{f}$$

$$1 \text{ Hz} = 1 \text{ cycle}$$

$$1 \text{ sec} = 1 \times 10^6 \mu\text{sec}$$

total time in pipeline processor T_2

$$T_2 = (K + n - 1) \tau$$

$$T_2 = \frac{K + n - 1}{f_2}$$

$$= \frac{5 + 100 - 1}{20 \times 10^6 \text{ Hz}}$$

$$\tau = \frac{1}{f}$$

$$1 \text{ Hz} = 1 \text{ cycle/sec}$$

$$1 \text{ sec} = 1 \times 10^6 \mu\text{sec}$$

M.S

Ex-5 The time delay of 4 stages are
 $T_1 = 6\text{ns}$, $T_2 = 7\text{ns}$, $T_3 = 9\text{ns}$ and
 $T_4 = 8\text{ns}$ respectively and the interface
 latch has a delay of 10ns calculate

(a) Clock Period

(b) Frequency

(c) Speed-up

Sol Latch is the high-speed register

(a) Clock Period

$$T = \max \times \left\{ T_i \right\}_{i=1}^K + d$$

$$T = T_m + d$$

$$T = 9\text{ns} + 10\text{ns}$$


$$T = 100\text{ns}$$

d is latch
delay time

where $d =$ latch delay

$T_m =$ maximum stage delay

M.S



② frequency

$$f = \frac{1}{T}$$

$$= \frac{1}{100} \text{ ns}$$

$$= \frac{1}{100 \times 10^{-9} \text{ sec}}$$

$$= \frac{1}{10^{-7} \text{ s}}$$

$$f = 10^7 \text{ Hz}$$

frequency Hz or
MHz

$$1 \text{ ns} = 1 \times 10^{-9}$$

$$1 \text{ CPS} = 1 \text{ Hz}$$

Cycle per sec

$$1 \text{ MHz} = 1 \times 10^6 \text{ Hz}$$

③ speed up =
$$\frac{\text{non pipeline cycle time}}{\text{pipeline cycle time}}$$

$$= \frac{T_1 + T_2 + T_3 + T_4}{T}$$

M.S

$$= \frac{60 + 50 + 90 + 80}{100}$$

$$S_k = 2.8 \text{ ns}$$

Ex-6 consider a 4-segment floating point adder Pipeline. The time delay of the 4-segment in the Pipeline are $T_1 = 50 \text{ ns}$, $T_2 = 30 \text{ ns}$, $T_3 = 95 \text{ ns}$ and $T_4 = 45 \text{ ns}$ the interface latch is 5 ns.

(a) How long would it take to add 100 pair of numbers in the Pipeline.

(b) How can we reduce the total time one half of the time calculated in Part (a).

Sol

(a) clock period

All stage maximum t_d

$$T = \max \times \left\{ T_i \right\}_{i=1}^k + d$$

$$T = 95 + 5$$

$$T = 100 \text{ ns}$$

$$T = 100 \text{ ns}$$

M.S

for $n = 100$ $K = 4$ $T = 100\text{ns}$
time to add 100 numbers in pipeline

$$\begin{aligned}T_K &= (K + n - 1) T \\&= (4 + 100 - 1) \times 100 \\&= (4 + 99) \times 100 \\&= 10300\text{ns} \\&= 10.3\mu\text{s}\end{aligned}$$

(b) to reduce total time period divided
Stage 3 into 2 Stage.

$$T_3 = 95\text{ns} \begin{cases} \rightarrow T_{3_1} = 50\text{ns} \\ \rightarrow T_{3_2} = 45\text{ns} \end{cases}$$

So now total no of stages are 5
such as

$$T_1 = 50\text{ns} \quad T_2 = 30\text{ns} \quad T_{3_1} = 50\text{ns}$$

$$T_{3_2} = 45\text{ns} \quad \text{and} \quad T_4 = 45\text{ns}$$

$$\begin{aligned}\text{Clock Period } (T) &= T_m + d \\&= 50\text{ns} + 5\text{ns} \\&= 55\text{ns}\end{aligned}$$

M.S

$$= \frac{100 \times 20 \text{ MHz}}{(5 + 100 - 1) \text{ sec}}$$

$$= \frac{100 \times 20 \times 10^6}{(5 + 99) \text{ sec}}$$

$$= \frac{2000}{104} \text{ MIPS}$$

$$= 19.23 \text{ MIPS}$$

(million of instructions Per second).

Through put of Non pipelined Processor
P₂

$$WP_2 = \frac{1}{CPI \times T}$$

cycle Per sec
 $T = \frac{1}{f}$

$$= \frac{1 \times f}{CPI}$$

$$= \frac{1 \times 25 \times 10^6}{4}$$

$$= 6.25 \times 10^6 \text{ Instruction/sec}$$

$$= 6.25 \text{ MIPS } \underline{\underline{Ans}}$$

M.S

$$= \frac{5 + 99}{20 \times 10^6 \text{ Hz}}$$

$$= \frac{104}{20 \times 10^6 \text{ cycles/sec}}$$

$$= \frac{104 \times 10^6 \text{ nsec}}{20 \times 10^6 \text{ cycles}}$$

$$= 5.2 \text{ nsec}$$

$$\begin{aligned} \text{Speedup factor} &= \frac{T_1}{T_2} \\ &= \frac{16 \times 10}{5.2} \\ &= 3.08 \end{aligned}$$

$$\boxed{S_k = 3.08}$$

② Through put or (w)

H_k = No of Instruction executed/sec
throughput for pipelined Processor P_i

$$w_{P_i} = \frac{n f}{k + n - 1}$$

$\boxed{M.S}$

$$\text{total time } (T_n) = (k+m-1) \tau$$

$$= (5 + 104 - 1) \times 55$$

$$= 5720 \text{ ns}$$

$$= 5.720 \mu\text{s}$$

Result